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Abstract—Design-time application mapping is limited to a
predefined set of applications and a static platform. Resource
management at run-time is required to handle future changes in
the application set, and to provide some degree of fault tolerance,
due to imperfect production processes and wear of materials. This
paper concerns resource allocation at run-time, allowing multiple
real-time applications to run simultaneously on a heterogeneous
MPSoC. Low-complexity algorithms are required, in order to
respond fast enough to unpredictable execution requests. We
present a decomposition of this problem into four phases. The
allocation of tasks to specific locations in the platform is the main
contribution of this work. Experiments on a real platform show
the feasibility of this approach, with execution times in tens of
milliseconds for a single allocation attempt.
I. INTRODUCTION
Energy consumption has become a critical issue, both for
high-end large-scale parallel systems, as well as for portable
devices. For some application domains, specialized architec-
tures deliver more performance per Watt than general purpose
processors. Research has shown, that for such application
domains, heterogeneous multi-processor systems (MPSoCs)
can deliver higher performance at a given energy budget than
homogeneous multi-core solutions [1].
Numerous tool-chains are developed for design-time usage
to analyze, partition and program applications for MPSoCs [2].
However, at design-time, it is unknown when, and what
combinations of applications are requested to be executed
during the life-time of the system. Therefore, only a limited
number of schedules can be derived at design-time, targeting
a predefined set of applications [3].
MPSoCs require resource management at run-time to be
able to circumvent hardware faults, to minimize the oper-
ational cost of system (e.g. energy), and to adapt to user
demands, while not being restricted on beforehand in com-
binations of applications. Such a resource manager must run
within a limited execution environment on the target platform,
thus requiring low-complexity algorithms.
A. Run-time Spatial Resource Management
Currently, we assume that task migration is not possible
without violation of any reasonable performance constraints.
Therefore, the resource allocation problem we consider is
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a non-preemptive and non-clairvoyant scheduling problem.
Heuristics may be used to both anticipate future events and to
reduce the problem’s search space, at the cost of the quality
of the solutions. We present a decomposition of the problem
into multiple phases, which leads to such a reduction of
computational complexity compared to the original problem,
that it makes resource allocation at run-time feasible.
At design-time, some application development effort is
required, indicated with the partitioning phase in Fig. 1. An
application is partitioned in multiple tasks [4], resulting in
an application specification, which contains an annotated task
graph and possibly some performance constraints. For each
task, multiple implementations may be provided by different
IP manufacturers, using multiple QoS levels, or targeting
different memory types and I/O interfaces.
The application specification is used at run-time to find and
allocate the required resources. We decompose this resource
allocation problem in the following phases:
1) Binding: for each task of the application, an implemen-
tation is selected that is able to execute the task with low
cost and sufficient performance. The required resources
must be available somewhere in the platform.
2) Mapping: taking locality into account, specific resources
are assigned to each task, such that the resource re-
quirements of the implementations chosen in the binding
phase, are fulfilled.
3) Routing: for pairs of tasks that need to communicate,
communication links are established between the ele-
ments assigned to them in the mapping phase.
4) Validation: the performance constraints given in the
application specification are validated against the per-
formance provided by the execution layout derived from
the previous phases.
As a result of these phases, an execution layout defines what
specific resources are allocated to each task and communica-
tion channel in the application. Based on this, configuration
software can configure the hardware accordingly and start the
application, which we indicate with the bootstrapping phase.
B. Outline
The following section describes related work and our con-
tribution. Section III explains our algorithm for the mapping
phase, followed by some results we obtained with a prototype
in Section IV.
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Fig. 1. Phases in run-time spatial resource management.
II. CONTRIBUTION AND RELATED WORK
The resource allocation approach of [5] works directly
on synchronous dataflow (SDF) graphs to provide timing
guarantees, but its calculation time is too long for run-time
usage; their strategy takes minutes on a high end processor.
The communication load of tiles is taken into account, but the
topological relations between tasks and elements in the plat-
form are discarded. In [6], internal and external contention in
communication streams is considered, but their region forming
approach is targeted at homogeneous meshed platforms, and is
not suitable for heterogeneous or irregular architectures. In [7],
an architecture driven approach is used to map tasks first on
virtual tiles, which are in turn clustered on elements connected
to the same router. The distributed approach of [8] uses a static
mapping algorithm inside its clusters. This approach requires
hardware support for cluster management, while it poses more
constraints on the size and structure of applications.
In this work, we propose a generic task mapping algorithm
that works on a variety of platforms, using any cost function
that can be defined for a platform. To this end, we have a
notion of topology, but we do not make any assumption on
the routing algorithm. Additionally, the calculation time of
our approach makes it feasible for run-time usage, even when
multiple iterations are required to improve the solution.
For the binding phase, we use the approach in [9], which
selects for each task an implementation, ordered by the differ-
ence between the cheapest and second cheapest assignment, as
in [10]. We use virtual channels to time-share communication
resources in the platform [11]. The less complex breadth-
first search is used for routing, because it has no noticeable
performance differences in terms of successful routes and
energy consumption, compared to Dijkstra’s algorithm [11].
For validation of the performance constraints of applications,
we model the influence of the platform and the application
specification as an SDF graph. We express latency constraints
in the application as throughput constraints, as in [12]. With
a state-space exploration of the SDF graph, presented in [5],
[13], we calculate the throughput of the corresponding appli-
cation, which determines whether any throughput or latency
constraint is violated.
III. MAPPING ALGORITHM
In the mapping phase of the workflow illustrated by Fig. 1,
we want to find specific locations to fulfill the resource
requirements of the tasks T and channels C in an application
A = 〈T , C〉. A platform P = 〈E ,L〉 provides resources
through the processing elements E , which are connected with
the links L ⊆ E × E . We propose an incremental mapping
algorithm, in which we traverse both the task graph and the
platform, while trying to match their topological structure. At
various points, we allocate resources to a task from a subset of
processing elements. A vector notation is used to denote the
resources provided by elements, and the resources required
by implementations [14]. Various mapping objectives may be
defined, like minimal energy consumption, reducing resource
fragmentation, wear leveling, or load balancing.
A. Task Graph Traversal
Our mapping heuristic uses divide-and-conquer to further
break the mapping problem into sub-problems of variable size,
depending on the density of the task graph. Especially in
embedded systems, a subset of tasks in an application often has
only one mapping option in the platform. This scenario occurs,
for example, when the application requires specific interfaces
for input and output data streams. While I/O operations may
be generic in nature, locations may be fixed in the binding
phase. Assuming such a scenario, let T0 ⊆ T be the subset of
tasks in application A, that can be mapped to a single element
e ∈ E0 only. Substantiating these relations results in a partial
mapping M0 = 〈T0, E0〉. Each sub-problem i is then defined
as a subset of tasks Ti ⊆ T , such that Ti is the ith undirected
neighborhood Ni of T0. In other words:
1) We group the tasks in sets with equal distance to the
origin task(s) t ∈ T0.
Maintaining the order of increasing distance i, each sub-
problem is then resolved by these two steps:
2) Search the platform for enough elements Ei ⊆ E spa-
tially close to Ei−1, such that the resource requirements
of the tasks in Ti are met.
3) Find a mapping Mi of the tasks in Ti to Ei.
When T0 is initially empty, a starting point in the application
has to be defined. We want to prevent situations where
computational resources are isolated due to the lack of commu-
nication resources. We define external resource fragmentation
as the percentage of pairs of adjacent elements of which only
one element is used, over all pairs of adjacent elements in
the platform. To reduce external fragmentation of processing
elements, we select a task t0 with a degree d(t0) that is the
lowest in the task graph, indicated with δ(T ). For this task,
we search an element e0 ∈ E that is likely to become isolated
later on, when it is not used now. Using 〈t0, e0〉 as M0, we
continue with the three steps we just described. An example
is given in Fig. 2; in the first step i = 0, we take the dashed
node as a starting point.
Task mapping requires us to reason about locality, and there-
fore a dependency exists between iterations of the algorithm.
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Fig. 2. Mapping state after each iteration in MapApplication, where gray
nodes represent the partial mapping Mi−1 and dashed nodes compose Mi.
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Fig. 3. For every subset Ti of tasks in application A, a subset Ei of the
elements in platform P is selected to form mapping Mi.
This incremental mapping approach is illustrated in Fig. 3, and
will be the subject of the following two sections.
B. Searching for Elements
While traversing the task graph, we have to find for every
Ti a set of elements that provides enough resources to map
all tasks in Ti. An element e is available for task t, writing
av(e, t), if element e can fulfill the resource requirements of
the implementation for task t.
In every iteration, we start searching in the topological
neighborhood of the elements that were allocated in the
previous iteration. From the location of the elements Ei−1,
a breadth-first search (BFS) is started. When the partial
mapping Mi−1 contains more than one element, we start this
search at multiple locations (see Fig. 2d). In the BFS, we
try to match the communication infrastructure of the platform
to the structure of the task graph, by taking the direction
of communication channels between tasks into account. In
this search, we keep track of the distance between a newly
discovered element and the origins of the BFS, to estimate
the cost of the communication routes.
Due to the multiple optimization objectives in the map-
ping phase, we do not stop searching for elements if we
found exactly enough elements. This would facilitate only
the minimal communication distance objective, and would
make, for example, the resource fragmentation objective less
effective. Thus, once we have discovered enough elements
in the platform to map the tasks in Ti, a single additional
search step is performed. This results in a set of candidate
elements that is likely to contain more elements than the tasks
in Ti require. Based on the ratio between computation and
communication cost, the local search can be extended to gather
even more elements.
Up to this point, we described a search method that breaks
the larger mapping problem into smaller sub-problems. We
still have sets of tasks and elements, but they are much smaller
than the entire application or platform. For each task t ∈ Ti, an
element e ∈ Ei has to be selected. Due to resource constraints,
not all solutions are feasible; additionally, we want a solution
that respects our optimization criteria. The following section
describes this assignment problem.
C. Assigning Tasks to Elements
The sub-problems we have to solve, are instances of the
generalized assignment problem (GAP). A GAP describes a
problem where a number of items have to be placed in a
number of bins. When the GAP has only one bin, the problem
reduces to a knapsack problem. In our case, we consider
elements to be bins with the resource capacities being the
size of the bin. The tasks are the items that have to be
placed in those bins, such that the resource requirements are
met, and a minimum cost is achieved. In [15], an efficient
algorithm for GAP is presented, with a time complexity of
O(E ·k(T )+E ·T ), where k(T ) indicates the time complexity
of a subroutine that solves knapsack problems. This algorithm
guarantees a (1 + α)-approximation solution, where α is
the approximation ratio of the knapsack subroutine. These
characteristics state that both the quality and time complexity
of this approach mostly depend on the knapsack solver.
Adopting the approach of [15], we iterate over the elements
Ei that were discovered in MapApplication. For every
e ∈ Ei, we calculate for each t ∈ Ti the cost of mapping
task t to element e. We put these values in a vector c2 of
length |Ti|. Another vector c1 contains the cost of the best
known mappings in Mi, initially set to very large values.
We pass both vectors to a knapsack routine that selects for
that single element a subset of tasks with a minimal total
cost. When an element e picks a task t, the cost of that
combination is stored as c1(t). Any subsequent evaluations
for e′ ∈ Ei consider the cost reduction over that combination.
Thus, we only consider remapping a task t, if the cost
reduction c1(t) − c2(t) is positive. Most of the time, picking
a yet unmapped task is more beneficial than remapping a task
to another element.
The procedure SolveGAP gathers all the partial map-
pings, and returns them to caller MapApplication. If
insufficient elements were supplied to map every task, then
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Fig. 4. Starting from the elements of the previous iteration Ei−1, the set of
candidate elements Ei is expanded, until a feasible mapping Mi is found.
Algorithm: MapApplication(A = 〈T , C〉,P = 〈E ,L〉)1
M0 ← {〈t, e〉 | t ∈ T , e ∈ E , |{e | av(e, t)}| = 1}2
if M0 = ∅ then3
M0 ← {〈t, e〉 | t ∈ T , e ∈ E , d(t) = δ(T ),4
av(e, t), min
∀e′∈E
MappingCost(A, t, e)}
repeat i ∈ N5
Ti ← {n | n ∈ Ni(t), t ∈ T (M0)}6
E+i−1 ← {e1 | ∃〈t1, t2〉 ∈ C, 〈t1, e1〉 ∈ Mi−1, t2 ∈ Ti}7
E−i−1 ← {e1 | ∃〈t2, t1〉 ∈ C, 〈t1, e1〉 ∈ Mi−1, t2 ∈ Ti}8
repeat j ∈ N9
Ei,j ← {n | n ∈ Nφj (e), e ∈ Eφi−1, φ ∈ {+,−}}10
if Ei,j = ∅ then11
fail12
Mi,j ← SolveGAP(A, Ti,
⋃
i
Ei)13
until Ti ⊆ T (
⋃
k<j
Mi,k)14
until Ti = ∅15
return
⋃
i
Mi16
Fig. 5. Algorithm MapApplication
MapApplication will invoke SolveGAP again, but with
a larger set of elements. Fig. 4 shows the growth of the set
of elements Ei, until SolveGAP manages to map all tasks in
Ti. During this process, the set of tasks remains unchanged,
allowing us to reuse the mappings and their associated cost,
as determined in the previous invocation. Note that when the
cost function depends on the state of the partial mapping Mi,
it must be re-evaluated every time Mi changes, resulting in
an increased complexity. Our knapsack implementation has a
time complexity O(T 2).
The algorithm we propose is listed in Fig. 5. An example
of the mapping process is given in Fig. 2. The actual result
depends mostly on the definition of the cost function. While
it is hard to define a good cost function, it also provides the
flexibility to switch between optimization criteria. In our case,
we assume that every task has to be mapped to avoid rejection
of the application. The next section defines the cost function
we use to make the actual decisions.
D. Mapping cost function
To evaluate the cost of mapping a task t to an element e,
we first look at the total communication distance involved with
candidate element e. A sparse distance matrix is built while
searching the platform for elements. If a required distance
lookup fails, a relative high penalty is given to e, because then
we assume a large communication distance between element e
Fig. 6. The CRISP platform, composed by an ARM processor (right), an
FPGA (left), and 5 packages of 9 DSPs, 2 memories and 1 hardware test unit.
and one of the communication peers of task t ∈ Ti−1. For yet
unmapped tasks Ti+1, the distance is inherently unknown, and
therefore left out of the equation.
The other mapping objective we consider is external
resource fragmentation. An element e receives decreasing
bonuses for neighbor elements that retain communication
peers of t, tasks from the same application A, or tasks
from other applications. Additionally, the connectivity of an
element e is taken into account as well; elements on the
borders of chips are thus more favorable to use. The ratio
between these two objectives is given by weight parameters,
which can steer the resource manager towards minimal internal
or external contention [6].
E. Implementation
A prototype resource manager named “Kairos” has been
developed, containing the work-flow of Fig. 1. This prototype
is integrated in a Linux 2.6.28 kernel, running on a 200 MHz
ARM926Ej-S processor, using about 16 MB of SDRAM. We
specified a binary format for applications, that allows integra-
tion of the task graph, specification, and task implementations.
As Linux supports multiple binary formats for executables,
a new binary handler can distinguish MPSoC applications
from operating system tools. In this paper, we illustrate our
algorithms with the platform in Fig. 6; this platform is under
development in the CRISP project [16].
IV. EXPERIMENTAL RESULTS
We use an in-house developed application generator, which
is similar to TGFF [17], to generate six synthetic datasets.
In this tool, the structure of an application can be specified
with a number of input, internal, and output tasks. Also the
maximum in-degree and out-degree of tasks gives direction
to the generated communication structure. For each task, we
generate a number of task implementations, annotated with
bounded random resource requirements.
We generate applications that are either computational in-
tensive or communication oriented. Tasks in the first set use
between 70% and 100% of the element’s resources, and tasks
in communication oriented applications use between 10% and
70%. This allows for communication oriented applications to
TABLE I
DATASET CHARACTERISTICS AND FAILURE PERCENTAGE PER PHASE.
Dataset Failure Distribution
Characteristics #App Binding Mapping Routing
Communication Small 97 0.65% 0.40% 98.95%
Communication Medium 57 13.50% 1.82% 84.68%
Communication Large 22 3.45% 0.00% 96.55%
Computation Small 99 95.34% 0.02% 4.66%
Computation Medium 94 87.26% 0.02% 12.72%
Computation Large 96 61.64% 0.31% 38.05%
time-share elements, eventually resulting in communication
bottlenecks. Within this characteristic, we categorize applica-
tions based on their size, namely small (< 5 tasks), medium
(6-10 tasks) and large (11-16 tasks) applications.
Tab. I shows the six datasets, each initially containing 100
applications. To filter out any extraneous samples, we remove
applications from the dataset that cannot be mapped to an
empty platform. For each dataset, we generate 30 random
sequences of the remaining applications. We benchmark the
platform with each dataset, by sequentially adding the ap-
plications to the platform. Between sequences the platform
is emptied. Relatively early in the sequence, most platform
resources are allocated, resulting in rejection of the remaining
applications. Tab. I shows per phase the percentage of rejected
applications as a function of all failing applications in a
dataset. Because it is difficult to generate reasonable perfor-
mance constraints automatically, we do not reject applications
in the validation phase. The results show that a lack of
communication resources generally causes the rejection of
a communication oriented application. Computation intensive
applications are mostly rejected in the binding phase. In the
dataset with large, computation intensive applications, the
communication resource requirements also become significant,
resulting in more failures in the routing phase.
For successful resource allocation attempts, the average
execution time of each phase in the resource manager is
plotted in Fig. 7. This approach scales quite well for realistic
application sizes, except for the validation phase. Throughput
analysis requires a simulation of the corresponding dataflow
graph; the length of the simulation only partly depends on the
size of the application. Future work refers to another approach
to handle the validation problem.
To qualify the mapping cost function, we investigate the
influence of the mapping objectives. We optimize towards
communication minimization, fragmentation reduction, and a
combination of both objectives. Also, we disable the cost
function, indicated with “None”. The resulting execution lay-
outs then depends on the communication minimization that is
inherent to the resulting first-fit search method.
Fig. 8 shows the allocated number of hops per communica-
tion channel. After the 15th application, the mapping success
rate drops below 20%. The applications that are still admit-
ted, are allocated less communication resources compared to
applications earlier in the sequence. This indicates that an
application is only admitted to an almost saturated platform,
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Fig. 7. Runtimes of Kairos for the applications in the synthetic datasets.
if an area with adjacent elements is still available.
Fig. 9 shows the external resource fragmentation of the
elements in the platform, in relation to the progression of the
application sequence. We see that the fragmentation converges
to 30% and the mapping success rate converges to 10%.
Although it is not an absolute measure, it gives an idea of
the required resource overhead (in terms of elements) in the
platform. Compared to a fully meshed platform, the CRISP
architecture is less connected. Aiming at fragmentation reduc-
tion (Fig. 9) increases the average communication distance
(Fig. 8), resulting in a lower mapping success rate.
A. Case Study: a Beamforming Application
Fig. 6 shows a beamforming application developed for the
CRISP platform. Containing 53 tasks in a tree-like structure,
this application requires all 45 DSPs available in the platform,
and can thus be considered to be a difficult mapping problem.
Allocating resources for this application takes 70.4 ms for
binding, 21.7 ms for mapping, 7.4 ms for routing, and 20.6 ms
for validation. Although binding is fast for small applications,
here it is actually the bottleneck. Furthermore, we see that the
mapping algorithm scales quite well.
To analyze the influence of the mapping objectives, we vary
the weights used in the cost function. Fig. 10 shows that only
specific ratio between the fragmentation and communication
objective results in admission of the application. Each con-
tiguous area relates to a different mapping. Disabling either
one of the objectives never gives a successful result.
V. DISCUSSION AND FUTURE WORK
In our decomposition of the spatial resource allocation
problem, the mapping and validation phase are most complex.
Our experiments show, that the mapping algorithm presented
in this paper scales well with similar execution times compared
to the other phases. The total execution time required for a
single resource allocation attempt takes tens of milliseconds.
We showed that the resource manager can be steered by
altering the cost function. In future research, we compare these
results with an ILP formulation to determine the quality of the
resource allocations. This is difficult, because we take overall
objectives of the system into account, opposed to optimizing
solutions of single applications.
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Fig. 8. Average communication resources allocated per channel.
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Fig. 10. Admission of a beamforming application with various mapping
parameters. Every point in [0, 1, .., 25]× [0, 10, .., 1000] is sampled.
Future work also includes improving the validation method,
which clearly becomes problematic when the complexity of
the task graph increases. Besides the long calculation time, it is
also difficult to cheaply generate feedback information. Using
the work of [18], the complexity of the throughput analysis
may be moved to design-time, making the validation approach
a lot faster. The validation phase as a post-processing step can
then be turned into a set of linear expressions that can be
checked in parallel with the other phases.
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